1 ;/******************** (C) COPYRIGHT 2009 STMicroelectronics ********************
\r
2 ;* File Name : startup_stm32f10x_cl.s
\r
3 ;* Author : MCD Application Team
\r
6 ;* Description : STM32F10x Connectivity line devices vector table for
\r
7 ;* EWARM5.x toolchain.
\r
8 ;* This module performs:
\r
9 ;* - Set the initial SP
\r
10 ;* - Set the initial PC == __iar_program_start,
\r
11 ;* - Set the vector table entries with the exceptions ISR
\r
13 ;* After Reset the Cortex-M3 processor is in Thread mode,
\r
14 ;* priority is Privileged, and the Stack is set to Main.
\r
15 ;********************************************************************************
\r
16 ;* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
\r
17 ;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
\r
18 ;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
\r
19 ;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
\r
20 ;* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
\r
21 ;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
\r
22 ;*******************************************************************************/
\r
25 ; The modules in this file are included in the libraries, and may be replaced
\r
26 ; by any user-defined modules that define the PUBLIC symbol _program_start or
\r
27 ; a user defined start symbol.
\r
28 ; To override the cstartup defined in the library, simply add your modified
\r
29 ; version to the workbench project.
\r
31 ; The vector table is normally located at address 0.
\r
32 ; When debugging in RAM, it can be located in RAM, aligned to at least 2^6.
\r
33 ; The name "__vector_table" has special meaning for C-SPY:
\r
34 ; it is where the SP start value is found, and the NVIC vector
\r
35 ; table register (VTOR) is initialized to this address if != 0.
\r
42 ;; Forward declaration of sections.
\r
43 SECTION CSTACK:DATA:NOROOT(3)
\r
45 SECTION .intvec:CODE:NOROOT(2)
\r
47 EXTERN __iar_program_start
\r
48 PUBLIC __vector_table
\r
53 DCD __iar_program_start
\r
55 DCD NMI_Handler ; NMI Handler
\r
56 DCD HardFault_Handler ; Hard Fault Handler
\r
57 DCD MemManage_Handler ; MPU Fault Handler
\r
58 DCD BusFault_Handler ; Bus Fault Handler
\r
59 DCD UsageFault_Handler ; Usage Fault Handler
\r
64 DCD SVC_Handler ; SVCall Handler
\r
65 DCD DebugMon_Handler ; Debug Monitor Handler
\r
67 DCD PendSV_Handler ; PendSV Handler
\r
68 DCD SysTick_Handler ; SysTick Handler
\r
70 ; External Interrupts
\r
71 DCD WWDG_IRQHandler ; Window Watchdog
\r
72 DCD PVD_IRQHandler ; PVD through EXTI Line detect
\r
73 DCD TAMPER_IRQHandler ; Tamper
\r
74 DCD RTC_IRQHandler ; RTC
\r
75 DCD FLASH_IRQHandler ; Flash
\r
76 DCD RCC_IRQHandler ; RCC
\r
77 DCD EXTI0_IRQHandler ; EXTI Line 0
\r
78 DCD EXTI1_IRQHandler ; EXTI Line 1
\r
79 DCD EXTI2_IRQHandler ; EXTI Line 2
\r
80 DCD EXTI3_IRQHandler ; EXTI Line 3
\r
81 DCD EXTI4_IRQHandler ; EXTI Line 4
\r
82 DCD DMA1_Channel1_IRQHandler ; DMA1 Channel 1
\r
83 DCD DMA1_Channel2_IRQHandler ; DMA1 Channel 2
\r
84 DCD DMA1_Channel3_IRQHandler ; DMA1 Channel 3
\r
85 DCD DMA1_Channel4_IRQHandler ; DMA1 Channel 4
\r
86 DCD DMA1_Channel5_IRQHandler ; DMA1 Channel 5
\r
87 DCD DMA1_Channel6_IRQHandler ; DMA1 Channel 6
\r
88 DCD DMA1_Channel7_IRQHandler ; DMA1 Channel 7
\r
89 DCD ADC1_2_IRQHandler ; ADC1 and ADC2
\r
90 DCD CAN1_TX_IRQHandler ; CAN1 TX
\r
91 DCD CAN1_RX0_IRQHandler ; CAN1 RX0
\r
92 DCD CAN1_RX1_IRQHandler ; CAN1 RX1
\r
93 DCD CAN1_SCE_IRQHandler ; CAN1 SCE
\r
94 DCD EXTI9_5_IRQHandler ; EXTI Line 9..5
\r
95 DCD TIM1_BRK_IRQHandler ; TIM1 Break
\r
96 DCD TIM1_UP_IRQHandler ; TIM1 Update
\r
97 DCD TIM1_TRG_COM_IRQHandler ; TIM1 Trigger and Commutation
\r
98 DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare
\r
99 DCD TIM2_IRQHandler ; TIM2
\r
100 DCD TIM3_IRQHandler ; TIM3
\r
101 DCD TIM4_IRQHandler ; TIM4
\r
102 DCD I2C1_EV_IRQHandler ; I2C1 Event
\r
103 DCD I2C1_ER_IRQHandler ; I2C1 Error
\r
104 DCD I2C2_EV_IRQHandler ; I2C2 Event
\r
105 DCD I2C2_ER_IRQHandler ; I2C1 Error
\r
106 DCD SPI1_IRQHandler ; SPI1
\r
107 DCD SPI2_IRQHandler ; SPI2
\r
108 DCD USART1_IRQHandler ; USART1
\r
109 DCD USART2_IRQHandler ; USART2
\r
110 DCD USART3_IRQHandler ; USART3
\r
111 DCD EXTI15_10_IRQHandler ; EXTI Line 15..10
\r
112 DCD RTCAlarm_IRQHandler ; RTC alarm through EXTI line
\r
113 DCD OTG_FS_WKUP_IRQHandler ; USB OTG FS Wakeup through EXTI line
\r
121 DCD TIM5_IRQHandler ; TIM5
\r
122 DCD SPI3_IRQHandler ; SPI3
\r
123 DCD UART4_IRQHandler ; UART4
\r
124 DCD UART5_IRQHandler ; UART5
\r
125 DCD TIM6_IRQHandler ; TIM6
\r
126 DCD TIM7_IRQHandler ; TIM7
\r
127 DCD DMA2_Channel1_IRQHandler ; DMA2 Channel1
\r
128 DCD DMA2_Channel2_IRQHandler ; DMA2 Channel2
\r
129 DCD DMA2_Channel3_IRQHandler ; DMA2 Channel3
\r
130 DCD DMA2_Channel4_IRQHandler ; DMA2 Channel4
\r
131 DCD DMA2_Channel5_IRQHandler ; DMA2 Channel5
\r
132 DCD ETH_IRQHandler ; Ethernet
\r
133 DCD ETH_WKUP_IRQHandler ; Ethernet Wakeup through EXTI line
\r
134 DCD CAN2_TX_IRQHandler ; CAN2 TX
\r
135 DCD CAN2_RX0_IRQHandler ; CAN2 RX0
\r
136 DCD CAN2_RX1_IRQHandler ; CAN2 RX1
\r
137 DCD CAN2_SCE_IRQHandler ; CAN2 SCE
\r
138 DCD OTG_FS_IRQHandler ; USB OTG FS
\r
140 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
\r
142 ;; Default interrupt handlers.
\r
146 PUBWEAK NMI_Handler
\r
147 SECTION .text:CODE:REORDER(1)
\r
151 PUBWEAK HardFault_Handler
\r
152 SECTION .text:CODE:REORDER(1)
\r
154 B HardFault_Handler
\r
156 PUBWEAK MemManage_Handler
\r
157 SECTION .text:CODE:REORDER(1)
\r
159 B MemManage_Handler
\r
161 PUBWEAK BusFault_Handler
\r
162 SECTION .text:CODE:REORDER(1)
\r
166 PUBWEAK UsageFault_Handler
\r
167 SECTION .text:CODE:REORDER(1)
\r
169 B UsageFault_Handler
\r
171 PUBWEAK SVC_Handler
\r
172 SECTION .text:CODE:REORDER(1)
\r
176 PUBWEAK DebugMon_Handler
\r
177 SECTION .text:CODE:REORDER(1)
\r
181 PUBWEAK PendSV_Handler
\r
182 SECTION .text:CODE:REORDER(1)
\r
186 PUBWEAK SysTick_Handler
\r
187 SECTION .text:CODE:REORDER(1)
\r
191 PUBWEAK WWDG_IRQHandler
\r
192 SECTION .text:CODE:REORDER(1)
\r
196 PUBWEAK PVD_IRQHandler
\r
197 SECTION .text:CODE:REORDER(1)
\r
201 PUBWEAK TAMPER_IRQHandler
\r
202 SECTION .text:CODE:REORDER(1)
\r
204 B TAMPER_IRQHandler
\r
206 PUBWEAK RTC_IRQHandler
\r
207 SECTION .text:CODE:REORDER(1)
\r
211 PUBWEAK FLASH_IRQHandler
\r
212 SECTION .text:CODE:REORDER(1)
\r
216 PUBWEAK RCC_IRQHandler
\r
217 SECTION .text:CODE:REORDER(1)
\r
221 PUBWEAK EXTI0_IRQHandler
\r
222 SECTION .text:CODE:REORDER(1)
\r
226 PUBWEAK EXTI1_IRQHandler
\r
227 SECTION .text:CODE:REORDER(1)
\r
231 PUBWEAK EXTI2_IRQHandler
\r
232 SECTION .text:CODE:REORDER(1)
\r
236 PUBWEAK EXTI3_IRQHandler
\r
237 SECTION .text:CODE:REORDER(1)
\r
242 PUBWEAK EXTI4_IRQHandler
\r
243 SECTION .text:CODE:REORDER(1)
\r
247 PUBWEAK DMA1_Channel1_IRQHandler
\r
248 SECTION .text:CODE:REORDER(1)
\r
249 DMA1_Channel1_IRQHandler
\r
250 B DMA1_Channel1_IRQHandler
\r
252 PUBWEAK DMA1_Channel2_IRQHandler
\r
253 SECTION .text:CODE:REORDER(1)
\r
254 DMA1_Channel2_IRQHandler
\r
255 B DMA1_Channel2_IRQHandler
\r
257 PUBWEAK DMA1_Channel3_IRQHandler
\r
258 SECTION .text:CODE:REORDER(1)
\r
259 DMA1_Channel3_IRQHandler
\r
260 B DMA1_Channel3_IRQHandler
\r
262 PUBWEAK DMA1_Channel4_IRQHandler
\r
263 SECTION .text:CODE:REORDER(1)
\r
264 DMA1_Channel4_IRQHandler
\r
265 B DMA1_Channel4_IRQHandler
\r
267 PUBWEAK DMA1_Channel5_IRQHandler
\r
268 SECTION .text:CODE:REORDER(1)
\r
269 DMA1_Channel5_IRQHandler
\r
270 B DMA1_Channel5_IRQHandler
\r
272 PUBWEAK DMA1_Channel6_IRQHandler
\r
273 SECTION .text:CODE:REORDER(1)
\r
274 DMA1_Channel6_IRQHandler
\r
275 B DMA1_Channel6_IRQHandler
\r
277 PUBWEAK DMA1_Channel7_IRQHandler
\r
278 SECTION .text:CODE:REORDER(1)
\r
279 DMA1_Channel7_IRQHandler
\r
280 B DMA1_Channel7_IRQHandler
\r
282 PUBWEAK ADC1_2_IRQHandler
\r
283 SECTION .text:CODE:REORDER(1)
\r
285 B ADC1_2_IRQHandler
\r
287 PUBWEAK CAN1_TX_IRQHandler
\r
288 SECTION .text:CODE:REORDER(1)
\r
290 B CAN1_TX_IRQHandler
\r
292 PUBWEAK CAN1_RX0_IRQHandler
\r
293 SECTION .text:CODE:REORDER(1)
\r
294 CAN1_RX0_IRQHandler
\r
295 B CAN1_RX0_IRQHandler
\r
297 PUBWEAK CAN1_RX1_IRQHandler
\r
298 SECTION .text:CODE:REORDER(1)
\r
299 CAN1_RX1_IRQHandler
\r
300 B CAN1_RX1_IRQHandler
\r
302 PUBWEAK CAN1_SCE_IRQHandler
\r
303 SECTION .text:CODE:REORDER(1)
\r
304 CAN1_SCE_IRQHandler
\r
305 B CAN1_SCE_IRQHandler
\r
307 PUBWEAK EXTI9_5_IRQHandler
\r
308 SECTION .text:CODE:REORDER(1)
\r
310 B EXTI9_5_IRQHandler
\r
312 PUBWEAK TIM1_BRK_IRQHandler
\r
313 SECTION .text:CODE:REORDER(1)
\r
314 TIM1_BRK_IRQHandler
\r
315 B TIM1_BRK_IRQHandler
\r
317 PUBWEAK TIM1_UP_IRQHandler
\r
318 SECTION .text:CODE:REORDER(1)
\r
320 B TIM1_UP_IRQHandler
\r
322 PUBWEAK TIM1_TRG_COM_IRQHandler
\r
323 SECTION .text:CODE:REORDER(1)
\r
324 TIM1_TRG_COM_IRQHandler
\r
325 B TIM1_TRG_COM_IRQHandler
\r
327 PUBWEAK TIM1_CC_IRQHandler
\r
328 SECTION .text:CODE:REORDER(1)
\r
330 B TIM1_CC_IRQHandler
\r
332 PUBWEAK TIM2_IRQHandler
\r
333 SECTION .text:CODE:REORDER(1)
\r
337 PUBWEAK TIM3_IRQHandler
\r
338 SECTION .text:CODE:REORDER(1)
\r
342 PUBWEAK TIM4_IRQHandler
\r
343 SECTION .text:CODE:REORDER(1)
\r
347 PUBWEAK I2C1_EV_IRQHandler
\r
348 SECTION .text:CODE:REORDER(1)
\r
350 B I2C1_EV_IRQHandler
\r
352 PUBWEAK I2C1_ER_IRQHandler
\r
353 SECTION .text:CODE:REORDER(1)
\r
355 B I2C1_ER_IRQHandler
\r
357 PUBWEAK I2C2_EV_IRQHandler
\r
358 SECTION .text:CODE:REORDER(1)
\r
360 B I2C2_EV_IRQHandler
\r
362 PUBWEAK I2C2_ER_IRQHandler
\r
363 SECTION .text:CODE:REORDER(1)
\r
365 B I2C2_ER_IRQHandler
\r
367 PUBWEAK SPI1_IRQHandler
\r
368 SECTION .text:CODE:REORDER(1)
\r
372 PUBWEAK SPI2_IRQHandler
\r
373 SECTION .text:CODE:REORDER(1)
\r
377 PUBWEAK USART1_IRQHandler
\r
378 SECTION .text:CODE:REORDER(1)
\r
380 B USART1_IRQHandler
\r
382 PUBWEAK USART2_IRQHandler
\r
383 SECTION .text:CODE:REORDER(1)
\r
385 B USART2_IRQHandler
\r
387 PUBWEAK USART3_IRQHandler
\r
388 SECTION .text:CODE:REORDER(1)
\r
390 B USART3_IRQHandler
\r
392 PUBWEAK EXTI15_10_IRQHandler
\r
393 SECTION .text:CODE:REORDER(1)
\r
394 EXTI15_10_IRQHandler
\r
395 B EXTI15_10_IRQHandler
\r
397 PUBWEAK RTCAlarm_IRQHandler
\r
398 SECTION .text:CODE:REORDER(1)
\r
399 RTCAlarm_IRQHandler
\r
400 B RTCAlarm_IRQHandler
\r
402 PUBWEAK OTG_FS_WKUP_IRQHandler
\r
403 SECTION .text:CODE:REORDER(1)
\r
404 OTG_FS_WKUP_IRQHandler
\r
405 B OTG_FS_WKUP_IRQHandler
\r
407 PUBWEAK TIM5_IRQHandler
\r
408 SECTION .text:CODE:REORDER(1)
\r
412 PUBWEAK SPI3_IRQHandler
\r
413 SECTION .text:CODE:REORDER(1)
\r
417 PUBWEAK UART4_IRQHandler
\r
418 SECTION .text:CODE:REORDER(1)
\r
422 PUBWEAK UART5_IRQHandler
\r
423 SECTION .text:CODE:REORDER(1)
\r
427 PUBWEAK TIM6_IRQHandler
\r
428 SECTION .text:CODE:REORDER(1)
\r
432 PUBWEAK TIM7_IRQHandler
\r
433 SECTION .text:CODE:REORDER(1)
\r
437 PUBWEAK DMA2_Channel1_IRQHandler
\r
438 SECTION .text:CODE:REORDER(1)
\r
439 DMA2_Channel1_IRQHandler
\r
440 B DMA2_Channel1_IRQHandler
\r
442 PUBWEAK DMA2_Channel2_IRQHandler
\r
443 SECTION .text:CODE:REORDER(1)
\r
444 DMA2_Channel2_IRQHandler
\r
445 B DMA2_Channel2_IRQHandler
\r
447 PUBWEAK DMA2_Channel3_IRQHandler
\r
448 SECTION .text:CODE:REORDER(1)
\r
449 DMA2_Channel3_IRQHandler
\r
450 B DMA2_Channel3_IRQHandler
\r
452 PUBWEAK DMA2_Channel4_IRQHandler
\r
453 SECTION .text:CODE:REORDER(1)
\r
454 DMA2_Channel4_IRQHandler
\r
455 B DMA2_Channel4_IRQHandler
\r
457 PUBWEAK DMA2_Channel5_IRQHandler
\r
458 SECTION .text:CODE:REORDER(1)
\r
459 DMA2_Channel5_IRQHandler
\r
460 B DMA2_Channel5_IRQHandler
\r
462 PUBWEAK ETH_IRQHandler
\r
463 SECTION .text:CODE:REORDER(1)
\r
467 PUBWEAK ETH_WKUP_IRQHandler
\r
468 SECTION .text:CODE:REORDER(1)
\r
469 ETH_WKUP_IRQHandler
\r
470 B ETH_WKUP_IRQHandler
\r
472 PUBWEAK CAN2_TX_IRQHandler
\r
473 SECTION .text:CODE:REORDER(1)
\r
475 B CAN2_TX_IRQHandler
\r
477 PUBWEAK CAN2_RX0_IRQHandler
\r
478 SECTION .text:CODE:REORDER(1)
\r
479 CAN2_RX0_IRQHandler
\r
480 B CAN2_RX0_IRQHandler
\r
482 PUBWEAK CAN2_RX1_IRQHandler
\r
483 SECTION .text:CODE:REORDER(1)
\r
484 CAN2_RX1_IRQHandler
\r
485 B CAN2_RX1_IRQHandler
\r
487 PUBWEAK CAN2_SCE_IRQHandler
\r
488 SECTION .text:CODE:REORDER(1)
\r
489 CAN2_SCE_IRQHandler
\r
490 B CAN2_SCE_IRQHandler
\r
492 PUBWEAK OTG_FS_IRQHandler
\r
493 SECTION .text:CODE:REORDER(1)
\r
495 B OTG_FS_IRQHandler
\r
498 /******************* (C) COPYRIGHT 2009 STMicroelectronics *****END OF FILE****/
\r