1 ;/******************** (C) COPYRIGHT 2009 STMicroelectronics ********************
\r
2 ;* File Name : startup_stm32f10x_hd.s
\r
3 ;* Author : MCD Application Team
\r
6 ;* Description : STM32F10x High Density Devices vector table for EWARM5.x
\r
8 ;* This module performs:
\r
9 ;* - Set the initial SP
\r
10 ;* - Set the initial PC == __iar_program_start,
\r
11 ;* - Set the vector table entries with the exceptions ISR address,
\r
12 ;* - Configure external SRAM mounted on STM3210E-EVAL board
\r
13 ;* to be used as data memory (optional, to be enabled by user)
\r
14 ;* After Reset the Cortex-M3 processor is in Thread mode,
\r
15 ;* priority is Privileged, and the Stack is set to Main.
\r
16 ;********************************************************************************
\r
17 ;* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
\r
18 ;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
\r
19 ;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
\r
20 ;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
\r
21 ;* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
\r
22 ;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
\r
23 ;*******************************************************************************/
\r
26 ; The modules in this file are included in the libraries, and may be replaced
\r
27 ; by any user-defined modules that define the PUBLIC symbol _program_start or
\r
28 ; a user defined start symbol.
\r
29 ; To override the cstartup defined in the library, simply add your modified
\r
30 ; version to the workbench project.
\r
32 ; The vector table is normally located at address 0.
\r
33 ; When debugging in RAM, it can be located in RAM, aligned to at least 2^6.
\r
34 ; The name "__vector_table" has special meaning for C-SPY:
\r
35 ; it is where the SP start value is found, and the NVIC vector
\r
36 ; table register (VTOR) is initialized to this address if != 0.
\r
43 ;; ICODE is the same segment as cstartup. By placing __low_level_init
\r
44 ;; in the same segment, we make sure it can be reached with BL. */
\r
46 SECTION CSTACK:DATA:NOROOT(3)
\r
47 SECTION .icode:CODE:NOROOT(2)
\r
48 PUBLIC __low_level_init
\r
50 PUBWEAK SystemInit_ExtMemCtl
\r
51 SECTION .text:CODE:REORDER(2)
\r
53 SystemInit_ExtMemCtl
\r
58 ;; Initialize hardware.
\r
59 LDR R0, = SystemInit_ExtMemCtl ; initialize external memory controller
\r
62 LDR R1, =sfe(CSTACK) ; restore original stack pointer
\r
65 ;; Return with BX to be independent of mode of caller
\r
68 ;; Forward declaration of sections.
\r
69 SECTION .intvec:CODE:NOROOT(2)
\r
71 EXTERN __iar_program_start
\r
72 PUBLIC __vector_table
\r
75 __intial_sp EQU 0x20000400
\r
78 DCD __iar_program_start
\r
80 DCD NMI_Handler ; NMI Handler
\r
81 DCD HardFault_Handler ; Hard Fault Handler
\r
82 DCD MemManage_Handler ; MPU Fault Handler
\r
83 DCD BusFault_Handler ; Bus Fault Handler
\r
84 DCD UsageFault_Handler ; Usage Fault Handler
\r
89 DCD SVC_Handler ; SVCall Handler
\r
90 DCD DebugMon_Handler ; Debug Monitor Handler
\r
92 DCD PendSV_Handler ; PendSV Handler
\r
93 DCD SysTick_Handler ; SysTick Handler
\r
95 ; External Interrupts
\r
96 DCD WWDG_IRQHandler ; Window Watchdog
\r
97 DCD PVD_IRQHandler ; PVD through EXTI Line detect
\r
98 DCD TAMPER_IRQHandler ; Tamper
\r
99 DCD RTC_IRQHandler ; RTC
\r
100 DCD FLASH_IRQHandler ; Flash
\r
101 DCD RCC_IRQHandler ; RCC
\r
102 DCD EXTI0_IRQHandler ; EXTI Line 0
\r
103 DCD EXTI1_IRQHandler ; EXTI Line 1
\r
104 DCD EXTI2_IRQHandler ; EXTI Line 2
\r
105 DCD EXTI3_IRQHandler ; EXTI Line 3
\r
106 DCD EXTI4_IRQHandler ; EXTI Line 4
\r
107 DCD DMA1_Channel1_IRQHandler ; DMA1 Channel 1
\r
108 DCD DMA1_Channel2_IRQHandler ; DMA1 Channel 2
\r
109 DCD DMA1_Channel3_IRQHandler ; DMA1 Channel 3
\r
110 DCD DMA1_Channel4_IRQHandler ; DMA1 Channel 4
\r
111 DCD DMA1_Channel5_IRQHandler ; DMA1 Channel 5
\r
112 DCD DMA1_Channel6_IRQHandler ; DMA1 Channel 6
\r
113 DCD DMA1_Channel7_IRQHandler ; DMA1 Channel 7
\r
114 DCD ADC1_2_IRQHandler ; ADC1 & ADC2
\r
115 DCD USB_HP_CAN1_TX_IRQHandler ; USB High Priority or CAN1 TX
\r
116 DCD USB_LP_CAN1_RX0_IRQHandler ; USB Low Priority or CAN1 RX0
\r
117 DCD CAN1_RX1_IRQHandler ; CAN1 RX1
\r
118 DCD CAN1_SCE_IRQHandler ; CAN1 SCE
\r
119 DCD EXTI9_5_IRQHandler ; EXTI Line 9..5
\r
120 DCD TIM1_BRK_IRQHandler ; TIM1 Break
\r
121 DCD TIM1_UP_IRQHandler ; TIM1 Update
\r
122 DCD TIM1_TRG_COM_IRQHandler ; TIM1 Trigger and Commutation
\r
123 DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare
\r
124 DCD TIM2_IRQHandler ; TIM2
\r
125 DCD TIM3_IRQHandler ; TIM3
\r
126 DCD TIM4_IRQHandler ; TIM4
\r
127 DCD I2C1_EV_IRQHandler ; I2C1 Event
\r
128 DCD I2C1_ER_IRQHandler ; I2C1 Error
\r
129 DCD I2C2_EV_IRQHandler ; I2C2 Event
\r
130 DCD I2C2_ER_IRQHandler ; I2C2 Error
\r
131 DCD SPI1_IRQHandler ; SPI1
\r
132 DCD SPI2_IRQHandler ; SPI2
\r
133 DCD USART1_IRQHandler ; USART1
\r
134 DCD USART2_IRQHandler ; USART2
\r
135 DCD USART3_IRQHandler ; USART3
\r
136 DCD EXTI15_10_IRQHandler ; EXTI Line 15..10
\r
137 DCD RTCAlarm_IRQHandler ; RTC Alarm through EXTI Line
\r
138 DCD USBWakeUp_IRQHandler ; USB Wakeup from suspend
\r
139 DCD TIM8_BRK_IRQHandler ; TIM8 Break
\r
140 DCD TIM8_UP_IRQHandler ; TIM8 Update
\r
141 DCD TIM8_TRG_COM_IRQHandler ; TIM8 Trigger and Commutation
\r
142 DCD TIM8_CC_IRQHandler ; TIM8 Capture Compare
\r
143 DCD ADC3_IRQHandler ; ADC3
\r
144 DCD FSMC_IRQHandler ; FSMC
\r
145 DCD SDIO_IRQHandler ; SDIO
\r
146 DCD TIM5_IRQHandler ; TIM5
\r
147 DCD SPI3_IRQHandler ; SPI3
\r
148 DCD UART4_IRQHandler ; UART4
\r
149 DCD UART5_IRQHandler ; UART5
\r
150 DCD TIM6_IRQHandler ; TIM6
\r
151 DCD TIM7_IRQHandler ; TIM7
\r
152 DCD DMA2_Channel1_IRQHandler ; DMA2 Channel1
\r
153 DCD DMA2_Channel2_IRQHandler ; DMA2 Channel2
\r
154 DCD DMA2_Channel3_IRQHandler ; DMA2 Channel3
\r
155 DCD DMA2_Channel4_5_IRQHandler ; DMA2 Channel4 & Channel5
\r
156 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
\r
158 ;; Default interrupt handlers.
\r
162 PUBWEAK NMI_Handler
\r
163 SECTION .text:CODE:REORDER(1)
\r
167 PUBWEAK HardFault_Handler
\r
168 SECTION .text:CODE:REORDER(1)
\r
170 B HardFault_Handler
\r
172 PUBWEAK MemManage_Handler
\r
173 SECTION .text:CODE:REORDER(1)
\r
175 B MemManage_Handler
\r
177 PUBWEAK BusFault_Handler
\r
178 SECTION .text:CODE:REORDER(1)
\r
182 PUBWEAK UsageFault_Handler
\r
183 SECTION .text:CODE:REORDER(1)
\r
185 B UsageFault_Handler
\r
187 PUBWEAK SVC_Handler
\r
188 SECTION .text:CODE:REORDER(1)
\r
192 PUBWEAK DebugMon_Handler
\r
193 SECTION .text:CODE:REORDER(1)
\r
197 PUBWEAK PendSV_Handler
\r
198 SECTION .text:CODE:REORDER(1)
\r
202 PUBWEAK SysTick_Handler
\r
203 SECTION .text:CODE:REORDER(1)
\r
207 PUBWEAK WWDG_IRQHandler
\r
208 SECTION .text:CODE:REORDER(1)
\r
212 PUBWEAK PVD_IRQHandler
\r
213 SECTION .text:CODE:REORDER(1)
\r
217 PUBWEAK TAMPER_IRQHandler
\r
218 SECTION .text:CODE:REORDER(1)
\r
220 B TAMPER_IRQHandler
\r
222 PUBWEAK RTC_IRQHandler
\r
223 SECTION .text:CODE:REORDER(1)
\r
227 PUBWEAK FLASH_IRQHandler
\r
228 SECTION .text:CODE:REORDER(1)
\r
232 PUBWEAK RCC_IRQHandler
\r
233 SECTION .text:CODE:REORDER(1)
\r
237 PUBWEAK EXTI0_IRQHandler
\r
238 SECTION .text:CODE:REORDER(1)
\r
242 PUBWEAK EXTI1_IRQHandler
\r
243 SECTION .text:CODE:REORDER(1)
\r
247 PUBWEAK EXTI2_IRQHandler
\r
248 SECTION .text:CODE:REORDER(1)
\r
252 PUBWEAK EXTI3_IRQHandler
\r
253 SECTION .text:CODE:REORDER(1)
\r
257 PUBWEAK EXTI4_IRQHandler
\r
258 SECTION .text:CODE:REORDER(1)
\r
262 PUBWEAK DMA1_Channel1_IRQHandler
\r
263 SECTION .text:CODE:REORDER(1)
\r
264 DMA1_Channel1_IRQHandler
\r
265 B DMA1_Channel1_IRQHandler
\r
267 PUBWEAK DMA1_Channel2_IRQHandler
\r
268 SECTION .text:CODE:REORDER(1)
\r
269 DMA1_Channel2_IRQHandler
\r
270 B DMA1_Channel2_IRQHandler
\r
272 PUBWEAK DMA1_Channel3_IRQHandler
\r
273 SECTION .text:CODE:REORDER(1)
\r
274 DMA1_Channel3_IRQHandler
\r
275 B DMA1_Channel3_IRQHandler
\r
277 PUBWEAK DMA1_Channel4_IRQHandler
\r
278 SECTION .text:CODE:REORDER(1)
\r
279 DMA1_Channel4_IRQHandler
\r
280 B DMA1_Channel4_IRQHandler
\r
282 PUBWEAK DMA1_Channel5_IRQHandler
\r
283 SECTION .text:CODE:REORDER(1)
\r
284 DMA1_Channel5_IRQHandler
\r
285 B DMA1_Channel5_IRQHandler
\r
287 PUBWEAK DMA1_Channel6_IRQHandler
\r
288 SECTION .text:CODE:REORDER(1)
\r
289 DMA1_Channel6_IRQHandler
\r
290 B DMA1_Channel6_IRQHandler
\r
292 PUBWEAK DMA1_Channel7_IRQHandler
\r
293 SECTION .text:CODE:REORDER(1)
\r
294 DMA1_Channel7_IRQHandler
\r
295 B DMA1_Channel7_IRQHandler
\r
297 PUBWEAK ADC1_2_IRQHandler
\r
298 SECTION .text:CODE:REORDER(1)
\r
300 B ADC1_2_IRQHandler
\r
302 PUBWEAK USB_HP_CAN1_TX_IRQHandler
\r
303 SECTION .text:CODE:REORDER(1)
\r
304 USB_HP_CAN1_TX_IRQHandler
\r
305 B USB_HP_CAN1_TX_IRQHandler
\r
307 PUBWEAK USB_LP_CAN1_RX0_IRQHandler
\r
308 SECTION .text:CODE:REORDER(1)
\r
309 USB_LP_CAN1_RX0_IRQHandler
\r
310 B USB_LP_CAN1_RX0_IRQHandler
\r
312 PUBWEAK CAN1_RX1_IRQHandler
\r
313 SECTION .text:CODE:REORDER(1)
\r
314 CAN1_RX1_IRQHandler
\r
315 B CAN1_RX1_IRQHandler
\r
317 PUBWEAK CAN1_SCE_IRQHandler
\r
318 SECTION .text:CODE:REORDER(1)
\r
319 CAN1_SCE_IRQHandler
\r
320 B CAN1_SCE_IRQHandler
\r
322 PUBWEAK EXTI9_5_IRQHandler
\r
323 SECTION .text:CODE:REORDER(1)
\r
325 B EXTI9_5_IRQHandler
\r
327 PUBWEAK TIM1_BRK_IRQHandler
\r
328 SECTION .text:CODE:REORDER(1)
\r
329 TIM1_BRK_IRQHandler
\r
330 B TIM1_BRK_IRQHandler
\r
332 PUBWEAK TIM1_UP_IRQHandler
\r
333 SECTION .text:CODE:REORDER(1)
\r
335 B TIM1_UP_IRQHandler
\r
337 PUBWEAK TIM1_TRG_COM_IRQHandler
\r
338 SECTION .text:CODE:REORDER(1)
\r
339 TIM1_TRG_COM_IRQHandler
\r
340 B TIM1_TRG_COM_IRQHandler
\r
342 PUBWEAK TIM1_CC_IRQHandler
\r
343 SECTION .text:CODE:REORDER(1)
\r
345 B TIM1_CC_IRQHandler
\r
347 PUBWEAK TIM2_IRQHandler
\r
348 SECTION .text:CODE:REORDER(1)
\r
352 PUBWEAK TIM3_IRQHandler
\r
353 SECTION .text:CODE:REORDER(1)
\r
357 PUBWEAK TIM4_IRQHandler
\r
358 SECTION .text:CODE:REORDER(1)
\r
362 PUBWEAK I2C1_EV_IRQHandler
\r
363 SECTION .text:CODE:REORDER(1)
\r
365 B I2C1_EV_IRQHandler
\r
367 PUBWEAK I2C1_ER_IRQHandler
\r
368 SECTION .text:CODE:REORDER(1)
\r
370 B I2C1_ER_IRQHandler
\r
372 PUBWEAK I2C2_EV_IRQHandler
\r
373 SECTION .text:CODE:REORDER(1)
\r
375 B I2C2_EV_IRQHandler
\r
377 PUBWEAK I2C2_ER_IRQHandler
\r
378 SECTION .text:CODE:REORDER(1)
\r
380 B I2C2_ER_IRQHandler
\r
382 PUBWEAK SPI1_IRQHandler
\r
383 SECTION .text:CODE:REORDER(1)
\r
387 PUBWEAK SPI2_IRQHandler
\r
388 SECTION .text:CODE:REORDER(1)
\r
392 PUBWEAK USART1_IRQHandler
\r
393 SECTION .text:CODE:REORDER(1)
\r
395 B USART1_IRQHandler
\r
397 PUBWEAK USART2_IRQHandler
\r
398 SECTION .text:CODE:REORDER(1)
\r
400 B USART2_IRQHandler
\r
402 PUBWEAK USART3_IRQHandler
\r
403 SECTION .text:CODE:REORDER(1)
\r
405 B USART3_IRQHandler
\r
407 PUBWEAK EXTI15_10_IRQHandler
\r
408 SECTION .text:CODE:REORDER(1)
\r
409 EXTI15_10_IRQHandler
\r
410 B EXTI15_10_IRQHandler
\r
412 PUBWEAK RTCAlarm_IRQHandler
\r
413 SECTION .text:CODE:REORDER(1)
\r
414 RTCAlarm_IRQHandler
\r
415 B RTCAlarm_IRQHandler
\r
417 PUBWEAK USBWakeUp_IRQHandler
\r
418 SECTION .text:CODE:REORDER(1)
\r
419 USBWakeUp_IRQHandler
\r
420 B USBWakeUp_IRQHandler
\r
422 PUBWEAK TIM8_BRK_IRQHandler
\r
423 SECTION .text:CODE:REORDER(1)
\r
424 TIM8_BRK_IRQHandler
\r
425 B TIM8_BRK_IRQHandler
\r
427 PUBWEAK TIM8_UP_IRQHandler
\r
428 SECTION .text:CODE:REORDER(1)
\r
430 B TIM8_UP_IRQHandler
\r
432 PUBWEAK TIM8_TRG_COM_IRQHandler
\r
433 SECTION .text:CODE:REORDER(1)
\r
434 TIM8_TRG_COM_IRQHandler
\r
435 B TIM8_TRG_COM_IRQHandler
\r
437 PUBWEAK TIM8_CC_IRQHandler
\r
438 SECTION .text:CODE:REORDER(1)
\r
440 B TIM8_CC_IRQHandler
\r
442 PUBWEAK ADC3_IRQHandler
\r
443 SECTION .text:CODE:REORDER(1)
\r
447 PUBWEAK FSMC_IRQHandler
\r
448 SECTION .text:CODE:REORDER(1)
\r
452 PUBWEAK SDIO_IRQHandler
\r
453 SECTION .text:CODE:REORDER(1)
\r
457 PUBWEAK TIM5_IRQHandler
\r
458 SECTION .text:CODE:REORDER(1)
\r
462 PUBWEAK SPI3_IRQHandler
\r
463 SECTION .text:CODE:REORDER(1)
\r
467 PUBWEAK UART4_IRQHandler
\r
468 SECTION .text:CODE:REORDER(1)
\r
472 PUBWEAK UART5_IRQHandler
\r
473 SECTION .text:CODE:REORDER(1)
\r
477 PUBWEAK TIM6_IRQHandler
\r
478 SECTION .text:CODE:REORDER(1)
\r
482 PUBWEAK TIM7_IRQHandler
\r
483 SECTION .text:CODE:REORDER(1)
\r
487 PUBWEAK DMA2_Channel1_IRQHandler
\r
488 SECTION .text:CODE:REORDER(1)
\r
489 DMA2_Channel1_IRQHandler
\r
490 B DMA2_Channel1_IRQHandler
\r
492 PUBWEAK DMA2_Channel2_IRQHandler
\r
493 SECTION .text:CODE:REORDER(1)
\r
494 DMA2_Channel2_IRQHandler
\r
495 B DMA2_Channel2_IRQHandler
\r
497 PUBWEAK DMA2_Channel3_IRQHandler
\r
498 SECTION .text:CODE:REORDER(1)
\r
499 DMA2_Channel3_IRQHandler
\r
500 B DMA2_Channel3_IRQHandler
\r
502 PUBWEAK DMA2_Channel4_5_IRQHandler
\r
503 SECTION .text:CODE:REORDER(1)
\r
504 DMA2_Channel4_5_IRQHandler
\r
505 B DMA2_Channel4_5_IRQHandler
\r
510 /******************* (C) COPYRIGHT 2009 STMicroelectronics *****END OF FILE****/
\r