2 ******************************************************************************
\r
3 * @file stm32f10x_iwdg.c
\r
4 * @author MCD Application Team
\r
7 * @brief This file provides all the IWDG firmware functions.
\r
8 ******************************************************************************
\r
11 * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
\r
12 * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
\r
13 * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
\r
14 * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
\r
15 * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
\r
16 * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
\r
18 * <h2><center>© COPYRIGHT 2009 STMicroelectronics</center></h2>
\r
21 /* Includes ------------------------------------------------------------------*/
\r
22 #include "stm32f10x_iwdg.h"
\r
24 /** @addtogroup STM32F10x_StdPeriph_Driver
\r
29 * @brief IWDG driver modules
\r
33 /** @defgroup IWDG_Private_TypesDefinitions
\r
41 /** @defgroup IWDG_Private_Defines
\r
45 /* ---------------------- IWDG registers bit mask ----------------------------*/
\r
47 /* KR register bit mask */
\r
48 #define KR_KEY_Reload ((uint16_t)0xAAAA)
\r
49 #define KR_KEY_Enable ((uint16_t)0xCCCC)
\r
55 /** @defgroup IWDG_Private_Macros
\r
63 /** @defgroup IWDG_Private_Variables
\r
71 /** @defgroup IWDG_Private_FunctionPrototypes
\r
79 /** @defgroup IWDG_Private_Functions
\r
84 * @brief Enables or disables write access to IWDG_PR and IWDG_RLR registers.
\r
85 * @param IWDG_WriteAccess: new state of write access to IWDG_PR and IWDG_RLR registers.
\r
86 * This parameter can be one of the following values:
\r
87 * @arg IWDG_WriteAccess_Enable: Enable write access to IWDG_PR and IWDG_RLR registers
\r
88 * @arg IWDG_WriteAccess_Disable: Disable write access to IWDG_PR and IWDG_RLR registers
\r
91 void IWDG_WriteAccessCmd(uint16_t IWDG_WriteAccess)
\r
93 /* Check the parameters */
\r
94 assert_param(IS_IWDG_WRITE_ACCESS(IWDG_WriteAccess));
\r
95 IWDG->KR = IWDG_WriteAccess;
\r
99 * @brief Sets IWDG Prescaler value.
\r
100 * @param IWDG_Prescaler: specifies the IWDG Prescaler value.
\r
101 * This parameter can be one of the following values:
\r
102 * @arg IWDG_Prescaler_4: IWDG prescaler set to 4
\r
103 * @arg IWDG_Prescaler_8: IWDG prescaler set to 8
\r
104 * @arg IWDG_Prescaler_16: IWDG prescaler set to 16
\r
105 * @arg IWDG_Prescaler_32: IWDG prescaler set to 32
\r
106 * @arg IWDG_Prescaler_64: IWDG prescaler set to 64
\r
107 * @arg IWDG_Prescaler_128: IWDG prescaler set to 128
\r
108 * @arg IWDG_Prescaler_256: IWDG prescaler set to 256
\r
111 void IWDG_SetPrescaler(uint8_t IWDG_Prescaler)
\r
113 /* Check the parameters */
\r
114 assert_param(IS_IWDG_PRESCALER(IWDG_Prescaler));
\r
115 IWDG->PR = IWDG_Prescaler;
\r
119 * @brief Sets IWDG Reload value.
\r
120 * @param Reload: specifies the IWDG Reload value.
\r
121 * This parameter must be a number between 0 and 0x0FFF.
\r
124 void IWDG_SetReload(uint16_t Reload)
\r
126 /* Check the parameters */
\r
127 assert_param(IS_IWDG_RELOAD(Reload));
\r
128 IWDG->RLR = Reload;
\r
132 * @brief Reloads IWDG counter with value defined in the reload register
\r
133 * (write access to IWDG_PR and IWDG_RLR registers disabled).
\r
137 void IWDG_ReloadCounter(void)
\r
139 IWDG->KR = KR_KEY_Reload;
\r
143 * @brief Enables IWDG (write access to IWDG_PR and IWDG_RLR registers disabled).
\r
147 void IWDG_Enable(void)
\r
149 IWDG->KR = KR_KEY_Enable;
\r
153 * @brief Checks whether the specified IWDG flag is set or not.
\r
154 * @param IWDG_FLAG: specifies the flag to check.
\r
155 * This parameter can be one of the following values:
\r
156 * @arg IWDG_FLAG_PVU: Prescaler Value Update on going
\r
157 * @arg IWDG_FLAG_RVU: Reload Value Update on going
\r
158 * @retval The new state of IWDG_FLAG (SET or RESET).
\r
160 FlagStatus IWDG_GetFlagStatus(uint16_t IWDG_FLAG)
\r
162 FlagStatus bitstatus = RESET;
\r
163 /* Check the parameters */
\r
164 assert_param(IS_IWDG_FLAG(IWDG_FLAG));
\r
165 if ((IWDG->SR & IWDG_FLAG) != (uint32_t)RESET)
\r
173 /* Return the flag status */
\r
189 /******************* (C) COPYRIGHT 2009 STMicroelectronics *****END OF FILE****/
\r